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Abstract
This thesis addresses the problem of offset in operational amplifiers. Offset
or input referred offset, is a voltage that has to be added to an input in order
for the operational amplifier to produce a zero output level if both inputs are at
the same voltage level. There are many types of offset, but I focus on the EMI
induced offset which is a problem encountered in EMI polluted environments
(automotive industry etc.).
I examine the reasons why this offset forms by deriving a mathematical
model which will give insight into how various op amp parameters influence
offset. I then compare the model to measurement data from produced test chips
and also simulate the offset.
This provides a deeper understanding of the problem and reinforces the proposed
mathematical model.
Key words: operational amplifier, offset, EMI (”electromagnetic interference”),
model, simulation, measurement
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2 Abstract
Povzetek
Glavni fokus magistrske naloge je offset pri operacijskih ojacˇevalnikih. Offset
ali ”input reffered” offset je definiran kot napetost, ki jo je potrebno dodati
vhodu, da operacijski ojacˇevalnik na izhodu generira nicˇti potencial, cˇe sta
obe vhodni napetosti na istem potencialu. Obstaja mnogo razlicˇnih offsetov.
Osredotocˇil se bom na offset, ki se tvori zaradi elektromagnetnih motenj (”EMI”)
in je prisoten v avto-moto industriji.
Predstavil bom vzroke za tvorbo offseta z izpeljanim matematicˇnim mod-
elom, ki bo ravno tako sluzˇil za vpogled v odvisnost offseta od razlicˇnih
parametrov vezja in MOS tranzistorjev. Nato bom model primerjal z meritvami
testnega cˇipa in simuliral offset.
Vse to bo potrdilo izpeljan matematicˇni model in omogocˇilo globlji vpogled v
sam pojav offseta.
Kljucˇne besede: operacijski ojacˇevalnik, offset, elektromagnetne motnje, EMI
(”electromagnetic interference”), model, simulacije, meritve
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4 Povzetek
1 Introduction
The goals of this thesis involve deriving a mathematical model for EMI induced
offset for operational amplifiers in weak inversion (sub-threshold) saturation
for both continuous time and chopping operation. Here I will be drawing
on existing research from prof. dr. Franco Fiori [4] and his article on EMI
induced offset in operational amplifiers operating in strong inversion. To define
parasitic capacitances and other parameters of our operational amplifiers in
weak inversion I will rely on integrated analog design literature [12] and [9].
To check the validity of the derived model, wafer measurement data will be
compared to model data. If a reasonable matching is established using similar
values to the ones provided by the simulation environment, the model will be
approved. This will provide further insight into EMI offset generation and a
better understanding of how to design for EMI robustness.
Next I will focus on simulation and EMI injection. In this part of the
thesis my goal is to design a folded cascode operational amplifier with chopping
and without [9]. It is known that chopping cancels out technological offset
(which appears due to transistor mismatches), but I want to check if it also
alleviates EMI induced offset.
In the last part I will measure the EMI induced offset of different chips.
Looking at the folded cascode in continuous time first and then a chopped folded
cascode with different input choppers, namely PMOS and Transmission gate.
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Both continuous time and chopping configurations will be analysed at different
nominal voltages and DPI (”Direct Power Injection”) levels. Reflecting upon
the measurements, simulations and mathematical model I will present some
conclusions and new questions.
2 Continuous time operational amplifier
In this chapter continuous time operational amplifier offset and in particular EMI
induced offset will be discussed. First a mathematical model that focuses on the
amplifier in weak inversion saturation will be established, then the simulation of
a folded cascode topology will be examined. Finally, measurements of a test chip
on a PCB (”printed circuit board”) will be presented and analysed.
2.1 Mathematical model of EMI induced offset
Deriving a mathematical model of EMI induced offset is one of the primary goals
of the thesis. The methods used for deriving this model are inspired by prof. dr.
Franco Fiori’s article, where he derived the same model but for a different region
of operation, namely for strong inversion [4].
2.1.1 Derivation of differential current
Differential current is the difference between the two input pair transistor drain
currents. It is dependent on the difference between two input voltages. In weak
inversion, equation (2.1) approximately describes the exponential drain current
dependence of a transistor on its gate voltage instead of the square-law in strong
inversion.
Id =
W
L
Id0e
q(vgs−Vth)
nkT (2.1)
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The term n is the sub-threshold factor, W and L are the width and length of
the gate area of the MOS devices and Id0 a parameter which is dependent on
the process, vSB as well as VT . Id0 and n are best extracted from experimental
data. Usually the value of n is approximately 1.5 [12]. This equation does not
accurately model the transition between weak and strong inversion (”moderate
inversion”).
Transforming (2.1) to:
vgs = ln(
Id
Id0
W
L
)n(
kT
q
)− Vth
And simplifying the expression by introducing α and β:
α = n(
kT
q
) (2.2)
β =
L
Id0W
The difference between two input voltages can now be written as follows:
Vd = Vin1 − Vin2 = Vgs1 − Vgs2 = ln(Id1β)α− ln(Id2β)α = ln(
Id1
Id2
)α (2.3)
Remembering we want to derive the differential current we express (2.3) with
drain currents:
e
Vin1−Vin2
α =
Id1
Id2
Also knowing that both drain currents from the differential pair must equal its
biasing current I,
I = Id1 + Id2
the following equations can be written:
Id2 =
I
(e
Vd
α + 1)
Id1 = I(1−
1
(e
Vd
α + 1)
)
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Figure 2.1: Differential current slope
And the desired expression for the differential current in weak inversion derived:
Id = Id1 − Id2 = I(1−
2
(e
Vd
α + 1)
) (2.4)
The above figure shows the relationship between differential current and
differential voltage in weak inversion saturation.
Expression (2.4) is usually regarded as a function that is only dependant
on variable Vd. If α and I are to be constant design parameters, then, based on
this assumption a dc shift and also even-order distortion cannot occur because
(2.4) is expressed as an odd function of Vd. The same holds true for both weak
and strong inversion (where the differential current has a square-law dependence
on the control voltage [11]). If, however, both Vd and I are considered variables
fluctuating simultaneously we experience even-order spectral components. This
can be pointed out by performing the second order Taylor series expansion on
(2.4) where the point of interest is Vd = 0, I = Iss. The general series expansion
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of (2.4) is expressed by [4]:
I
(2)
d = Id +
∂Id
∂Vd
vd +
∂Id
∂I
i+
1
2
∂2Id
∂V 2d
v2d +
1
2
∂2Id
∂I2
i2 +
∂2Id
∂Vd∂I
vdi (2.5)
Given the following partial derivatives:
∆Id = 0
gm =
∂Id
∂Vd
= 2Iss(e
∂Vd
α + 1)−2
1
α
e
∂Vd
α =
Iss
2α
∂Id
∂I
= 0
1
2
∂2Id
∂V 2d
= 0
1
2
∂2Id
∂I2
= 0
gp =
∂2Id
∂Vd∂I
=
1
2α
Equation (2.4) is expressed as
Id = gmvd + gpvdi (2.6)
The second part of the differential current equation (2.6) shows that an offset
is introduced if the source current and differential input voltage are at the same
frequency.
2.1.2 Derivation of differential input pair admittance
In an ideal case the biasing current in a differential pair is constant and the
admittance at the tail node looking into the tail transistor infinite. Therefore
EMI disturbance on the input pair does not cause fluctuations in the bias current,
hence no offset. Since, however, there is no ideal, a finite admittance which, when
an EMI disturbance is applied, creates fluctuation in the bias current has to be
taken into account. If an EMI disturbance causes a simultaneous fluctuation of
both the bias current and differential voltage at the same frequency, a dc current
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Where
CT = Cdb + 2Csb (2.8)
Where Cdb represents the biasing tail transistors drain-body reverse junction ca-
pacitance [4] and Csb the input pair transistors source-body reverse junction ca-
pacitance. To arrive at the final model it is necessary to express differential and
common mode voltages as fluctuations:
vd = Vd,pk cos(jω)
vcm = Vcm,pk cos(jω + ϕcm)
Using the inverse Fourier transform, the effective bias current is derived:
i(t) = F−1[I(jω)] = |I(jω)| cos(ωt+ 6 I(jω))
Importing these expressions into (2.6) the differential current is expressed as:
Id = gmVd,pk cos(ωt) + gpVd,pk cos(ωt)|I(jω)| cos(ωt+ 6 I(jω))
Therefore the offset current induced by EMI interference results in the following
equation (considering (2.7)):
∆Id =
gpVd,pkVcm|Y (jω)|
2
cos(ϕcm + 6 Y (jω)) (2.9)
Finally, to derive an EMI induced input voltage shift used for modelling, the
dc differential current part is divided by the differential transconductance of the
input stage:
∆Voff =
∆Id
gm
(2.10)
2.1.3 Parasitic capacitances
Since the operation of interest is the weak inversion some parameters are calcu-
lated differently from strong inversion. Capacitors Cgd, Cgs, Cgb are those that
change depending on the region of operation. For a transistor in weak inversion
saturation they are represented by the following terms [5]:
Cgs = WCov
2.1 Mathematical model of EMI induced offset 13
Cgd = WCov
Cgb =
n− 1
n
WLCox
And the overlapping capacitance by,
Cov = LovCox (2.11)
Where Cox is the oxide capacitance independent of drain current, n the weak
inversion slope factor and Lov the part where the gate is overlapping with the
source which ultimately forms a capacitor. Gate channel capacitance is negligible
because there is a very small conducting channel in weak inversion.
Reverse junction capacitances Cdb and Csb also have to be accounted for. They
are defined as:
Cdb = CjAdb
Csb = CjAsb
And the depletion capacitance Cj as:
Cj =
Cj0√
1 + Vr
φ0
Where φ0 is the built in voltage of a open circuit pn junction and Cj0 the depletion
capacitance per unit area for Vr = 0 [12].
2.1.4 Offset dependence on various parameters
A mathematical model that, when injected with high frequency EMI disturbances
in the form of sine voltages, produces offset, is constructed by using the derived
admittance (2.7), differential current shift (2.9), EMI induced input ofset shift
(2.10), and by adjusting the operation dependent parasitic capacitances. It is
instructive to look at how various parasitics and circuit parameters influence
offset in order to gain further insight and possible design cues.
In the following figures offset dependence will be examined using Vcm,pk at 200mV
and Vd,pk at 400mV for frequencies up to 1Ghz. These values are chosen because
the amplifier is in a unity-gain configuration,
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Figure 2.4: Offset dependence on the tail bridge resistor
Which translates to:
fc =
gm + gmb
pi(Ct + Cgs)
(2.14)
Both the maximum magnitude and cut-off frequency are marked in figure 2.5.
1. Parasitic capacitance
• Ct: By looking at the influence parasitic capacitance Ct has on offset
in figure 2.6, a noticeable increase in offset is experienced due to an
increase in capacitance. This is exactly what Amax (equation 2.12)
suggests. It decreases the cut-off frequency slightly.
• Cgs: Another parameter that affects offset is Cgs, but it does this in the
opposite way. The offset level is inversely proportional to Cgs, which
can be observed in figure 2.6. Simultaneously it shifts the cut-off. This
is more noticeable compared to Ct due to a multiplying factor of 2 in
equation 2.14.
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Figure 2.5: Admittance magnitude
2. Transconductance
• gm: The maximum offset level and cut-off frequency are both propor-
tional to gm, as evident from figure 2.8.
• gmb: The maximum offset level is inversely proportional to gmb. Cut-
off frequency on the other hand is proportional to it. This can be seen
in figure 2.9.
• gp: Offset is proportional to gp (equation 2.9), but it does not have any
influence on cut-off frequency. This can be observed in figure 2.10.
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Figure 2.6: Voff when varying Ct
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Figure 2.7: Voff when varying Cgs
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Figure 2.8: Voff when varying gm
2 4 6 8 10
f [Hz] ×108
0
0.04
0.08
0.12
0.16
V
of
f [
V]
gmb = 5e-06
gmb = 1.5e-05
gmb = 2.5e-05
gmb = 3.5e-05
Figure 2.9: Voff when varying gmb
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Figure 2.10: Voff when varying gp
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2.1.5 Comparison between model and chip on PCB measurement
The aim of this section is to establish whether a match between the mathematical
model and chip on PCB measurements is possible. Measurements are done on
a CMOS folded cascode operational amplifier operating in continuous time with
a NMOS input pair and 0.35um technology. The model is represented by a red
2 4 6 8 10
f[Hz] ×108
0
0.04
0.08
0.12
0.16
V
of
f[V
]
Figure 2.11: Offset at different EMI disturbance frequencies
line and the measurements by black dots. As can be seen from the above figure
good matching can be achieved. Offset was produced when taking into account
parasitics and transconductances close to those given by the cadance simulation
environment. This was not the case before including the transistor body effect,
which improved accuracy and values.
2.2 Simulation of offset
This section will address technological offset and the proper way to model it.
After that, the simulation of EMI induced offset for a folded cascode op amp
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offset.
• Simulating EMI induced offset without technological offset
For this simulation a signal with the nominal voltage of 1.5V was chosen since it
is in the input common mode range of the folded cascode. A superimposed sinu-
soidal signal with an amplitude of 100mV with frequencies ranging from 1MHz to
1GHz with a 25MHz step size and 0.2us delay was chosen as the EMI disturbance.
0 1 2 3 4 5 6
t[s] ×10-7
1.495
1.5
1.505
1.51
1.515
1.52
V
ou
t[V
]
Figure 2.15: Vout when injected with an emi disturbance at 100MHz in continous
time
As seen in figure(2.15) when we introduce a high frequency disturbance at the
input at 0.2us an output offset is generated that limits the precision of the am-
plifier.
The output voltage at a certain frequency in figure 2.16 is the average value of the
output voltage in continuous time figure 2.15 after injection. The offset increases
with frequency up to approximately 300MHz and starts to level off after that,
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Figure 2.16: Averaged Vout at different EMI disturbance frequencies
as can be seen in figure 2.16. It is produced due to a simultaneous fluctuation
of the differential and common mode voltage (equation 2.9). At low frequencies
differential voltage is almost zero because the output follows the input. However,
at higher frequencies the output voltage is attenuated and no longer following the
input, equating to a positive differential voltage which results in an offset. The
aforementioned is nicely illustrated in the figure 2.17.
• Simulating EMI induced offset with technological offset of 10mV
Repeating the simulation, but adding the technological offset, results in a response
that is illustrated in figure 2.18. As expected the output voltage behaves exactly
the same as in the previous example, but is additionally shifted up by 10mV.
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Figure 2.17: Frequency response at output
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Figure 2.18: Averaged Vout at different EMI disturbance frequencies with tech-
nological offset
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2.3 Measurement of offset
In this chapter the DPI (“Direct power injection”) measurement setup will be
addressed, followed by offset measurements at different DPI levels.
2.3.1 DPI measurement setup
Figure 2.19 presents the DPI setup used to measure the test chips. The frequency
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Figure 2.19: Direct power injection setup
variable RF generator provides the RF disturbance that is amplified by the RF
amplifier. The directional coupler and the RF power meters measure the actual
forward power injected into the device under test (DUT). RF power is delivered
to the test printed circuit board at the RF injection point [7]. A power injection
profile is constructed, taking into account the attenuation of the directional
coupler at different frequencies to adjust the RF generator so the actual RF
power arriving at the injection point is precisely the specified one.
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To avoid any DC signal being absorbed by the RF amplifier a DC block
capacitor is used. A decoupling network ensures that RF power does not affect
the DC supply.
The behaviour of the device under test can be monitored by an oscilloscope or
other monitoring device. A multi meter was used in this instance.
• DC block capacitor
According to standard IEC 61967-4 a default value of 6.8nF can be chosen. Also
a series resistor can be added in order to limit current.
• RF generator
The RF power source output impedance is 50 Ohm. A set of recommended
parameters for the test board, the test set-up and the components belonging to
the test set-up reflect this fact. A relationship between the injected power level
and the amplitude of the RF continuous wave can be established. The maximum
power delivery of a sinusoidal signal of peak amplitude Vpk, on a matched load
Rt can be expressed by [1]:
PDPI =
|Vpk|
2
8RT
Also the following expression holds power is expressed in dBm:
PDPI = 10
PDPIdBm
10 10−3
Based on these it is possible to relate the power delivered by the RF generator
to the peak amplitude of the RF signal, where RT is represented by a 50 Ohm
resistor.
VDPI,pk =
√
8 · 50 · 10−3 · 10
PDPIdBm
10
The following values were used during measurements [6]:
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[dBm] [Volts]pk
-25 35.560 mV
-22 50.230 mV
-16 100.222 mV
-10 199.970 mV
-7 282.465 mV
-6 316.931 mV
-4 398.992 mV
1 709.520 mV
2 796.094 mV
Tabela 2.1: Relationship between power and voltage for a sinusoidal signal in 50
Ohm systems
2.3.2 Offset in a folded cascode
Figure 2.20 illustrates offset at different power levels, starting with the lower
power level in black and moving up to higher injection levels in red. As pre-
dicted by the model and simulation data, the measurements are in line with our
expectations. This further confirms the validity of the mathematical model.
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Figure 2.20: Continous time offset of the folded cascode op amp at different
power levels
30 Continuous time operational amplifier
3 Chopped operational amplifier
In this chapter chopped operational amplifier offset and in particular EMI induced
offset will be discussed.First the concept of chopping will be explained. Secondly
a mathematical model will be established that focuses on the amplifier in weak
inversion saturation. Third, the simulation of a chopped folded cascode topology
will be examined. And finally, measurements of a test chip on a PCB will be
presented.
3.1 The chopping technique
Offset is a problem to which a couple of solutions already exist. The obvious
choice is calibration during production, also called trimming, however, it would
still suffer from offset drift over temperature or time and it is much more
expensive since it requires extra equipment. This offset drift will be an accuracy
limit. Another way is to compensate the offset dynamically by implementing
extra on-chip dynamic offset compensating circuitry in amplifiers. Slow offset
variations will also be compensated, thus strongly decreasing offset drift over
time and temperature because the extra circuitry continues to compensate offset
during the devices lifetime. In light of current trends towards lower supply
voltages, offset in typical low-voltage CMOS amps is becoming increasingly more
important for accuracy and dynamic range. Auto-zeroing is a sampling technique
in which the offset is sampled during one sampling phase and subtracted during
another sampling phase. During the measurement phase the amplifier cannot be
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used to amplify the input signal, which makes auto-zeroing difficult to implement
in a continous-time amplifier. Chopping on the other hand, is a frequency
modulation technique in which the signal and offset are modulated to different
frequencies. In this way the offset can be filtered out. Unlike the auto-zeroing
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Fig. 9. The chopper amplification principle [19] 
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bandwidth limited to twice the chopper frequency. 
Waveforms appearing along the chopper amplifier for a dc input and an amplifier 
order to S/H its own offset and noise. It is therefore only 
available for amplification during phase 4 2 .  Although this 
may be incompatible with continuous-time applications, it 
is well suited to sampled-data systems such as SC circuits 
where all the signals are sampled at the end of a phase and 
held during the complementary time interval. The amplifier 
can then be autozeroed while the voltages are held and 
connected back for amplification when needed [20]. After 
the A 2  phase, the output of the amplifier is then sampled 
again by the next stage (SC integrator or SC amplifier). 
There are thus two sampling operations: a first one to 
sample the amplifier noise and offset (AZ) followed by 
a second sampling of the signal and the instantaneous (or 
direct) noise of the amplifier in hold mode. Note that the 
AZ phase may require one additional phase [20]. 
The CDS technique which has originally been introduced 
to reduce the noise produced in charged-coupled devices 
(CCD's) [13], (141 can be described as an AZ operation 
followed by a S/H. It is widely used in sampled-data 
systems and particularly in SC circuits (see Section V). 
Although the signal at the output of a circuit using CDS 
is now S/H, the effect of CDS on the amplifier offset and 
noise is very similar to that of the AZ process. The baseband 
transfer function Ho(fT , )  still imposes a zero at the origin 
of frequency that cancels any offset and strongly reduces 
the 1/ f noise in the same way the AZ technique does. On 
the other hand, although the transfer functions for n # 0 
are different from those obtained for the AZ process, the 
foldover component due to aliasing is comparable since the 
wideband noise has already been sampled once. 
111. THE CHOPPER STABILIZATION TECHNIQUE 
In this section, an alternative technique for the sup- 
pression of the low-frequency noise, called (for historic 
reasons) chopper stabilization (CHS), will be introduced. 
Its properties will be analyzed and compared with those of 
the AZ and CDS schemes. 
A. Basic Principle 
The CHS technique was introduced about 50 years ago to 
realize high-precision dc gains with ac-coupled amplifiers. 
These were originally constructed using vacuum tubes and 
mechanical relay choppers. When solid-state components 
became available, they were then made with modular and 
hybrid techniques. Now they can easily be realized on-chip 
by taking advantage of integrated switches. 
Unlike the AZ process, the CHS technique does not use 
sampling, but rather applies modulation to transpose the 
signal to a higher frequency where there is no l / f  noise, 
and then demodulates it back to the baseband after ampli- 
fication. The chopper amplification principle is illustrated 
in Fig. 9. 
Suppose that the input signal has a spectrum limited to 
half of the chopper frequency so no signal aliasing occurs, 
and that the amplifier is ideal, with no noise or offset. This 
1590 PROCEEDINGS OF THE IEEE, VOL. 84. NO. 11, NOVEMBER 1996 
Figure 3.1: Basic principle of chopping (amplifier with infinite bandwidth)
process, chopping does not use sampling, but rather applies modulation to
transpose the signal to a higher frequency where there is no 1/f noise and then
demodulates it back to the baseband after amplification. This can be seen in
figure 3.1. The noise however gets modulated only once and can therefore be
filtered out if fc > corn rfreq.o
1
f
[3].
Suppose a id al case where the input signal is limited to half of the chopper
frequency so no signal aliasing occurs, and the amplifier is ideal with no noise or
offset. This in ut is mu t pl ed by a square-wave carrier signal m1 with chopper
frequ ncy. After this modulation, the signal is transposed to the odd harmonic
frequencies the modulat on signal fc. It is then amplified and demodulated
back to th origin l ba d. If the amplifier has a dc signal at input, a gain of A0,
an infinite bandwi th, and d es not introduce any delay, the signal at its output
is simply a square wave with am litude A0Vin a d the signal after demodulation
is simply a dc signal of value A0Vin.
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by taking advantage of integrated switches. 
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Figure 3.2: Chopping with a finite bandwidth
However, if the amplifiers b ndwidth is finite, the amplifiers output produces a
sine wave shown in figure 3.2. It corresponds to the fundamental component
of the choppe dc signal with an amplitude of 4A0Vin
pi
. The output of the second
modulator is then a rect fi d sine wave containing even order harmonic frequency
components. The dc value after low pass filtering is 8A0Vin
pi2
, corresponding to
a gain of 0.8A0Vi . This example shows that the limited bandwidth of the
amplifier introduces some spectral components around the even harmonics of
the chopper frequency that have to be low pass filtered to recover the amplified
signal. It also shows that in order to maintain a maximum gain and not to
introduce high frequency glitches, the phase shift between the input and the out-
put modulators has to match precisely the phase shift introduced by the amplifier.
Another way of looking at chopping is in time domain as presented in
Va VbVin Vout Vlpf
Vos
A1Vos
Figure 3.3: Idealised waveforms of a chopper amplifier in time domain
figure 3.3, where Vin is a dc voltage, Va the signal after the first chopper, Vb the
signal after amplification, Vout the signal after the second chopper and Vlpf the
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Figure 3.9: Offset at different EMI disturbance frequencies
3.3 Simulation of offset
In this section the chopper switches will be expanded upon and their use cases
defined, followed by the simulation of EMI induced offset for chopped operational
amplifiers.
3.3.1 MOS Switches
Different implementations of switches should be used depending on the voltage
environment in which the choppers are operating.
1. NMOS switch
• High voltage environment: VD = 2.6V, VS = 2.5V
If the signal Vclk in figure 3.10 is at a low voltage level the NMOS
switch does not conduct since it is not higher than VS. Also at high
levels (3V) the switch still does not conduct, because the difference
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25MHz step size. The transmission gate switches have the following
dimensions:
W
L NMOS
=
2u
1u
W
L PMOS
=
4u
1u
Based on figure 3.14 it can be concluded that chopping does not elim-
inate EMI induced offset. Intuitively one can attribute this to the fact
that EMI induced offset is simulated with a EMI disturbance superim-
posed on the input signal as shown in section 2.2.2 and therefore does
not get modulated to the chopping frequency where it can be filtered
out. A more detailed explanation is offered in reference [2]. How-
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Figure 3.14: Chopped folded cascode output at different EMI disturbance fre-
quencies
ever it can also be noted that the offset starts to decrease at higher
frequencies, which is due to the low pass filter that forms as a result
of parasitic capacitance Cgs and chopper switches operating in deep
triode as linear resistors represented by Ron.
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• With technological offset of 10mV
The generated offset in figure 3.15 is virtually the same whether includ-
ing technological offset or not. Choppers successfully eliminated the
technological offset and also helped lessen the impact of EMI induced
offset by forming a low pass filter.
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Figure 3.15: Chopped folded cascode output at different EMI disturbance fre-
quencies with technological offset
2. PMOS input chopper
• Without technological offset
The PMOS input chopper is comprised of switches with the same di-
mension as those used for the transmission gate chopper previously.
Offset in figure 3.16 is lower than in the case where a transmission
gate is used. Looking closely a shift in cut-off frequency of the low
pass filter can also be seen (shift of the peak offset). This is due to
the fact that the transmission gate switches (a parallel configuration
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Figure 3.16: Chopped folded cascode output at different EMI disturbance fre-
quencies
of NMOS and PMOS) result in a lower resistance than a single PMOS
switch, therefore affecting cut-off.
• With technological offset of 10mV
The response of Voff in figure 3.17 stays the same, independent of
added technological offset.
• Without technological offset and increasing Ron
With an increase of resistance at input via decreasing transistor chan-
nel width, increasing channel length (equation 3.1) or simply adding
an additional resistance, offset can be further lowered as seen in figure
3.18.
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Figure 3.17: Chopped folded cascode output at different EMI disturbance fre-
quencies with technological offset
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Figure 3.18: Chopped folded cascode output when increasing resistance at input
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Different offsets can be seen in figure 3.18 where, black represents the
PMOS input chopper with the width of 4u, blue the same PMOS input
chopper with an added 1kΩ resistor, and red a PMOS input chopper
with a width of 1u.
Both configurations make use of low pass filtering effect, leading to a
decrease in generated offset.
3.4 Measurement of offset
The DPI setup for measuring EMI induced offset remains the same as described in
section 2.3.1 and will not be discussed again. The same holds for the technology
used. This section will focus on analysing measurement data for transmission
gate, PMOS input choppers at different DPI and nominal voltage levels, giving
insight into the influence of these on offset.
3.4.1 Transmission gate input chopper
• Vnominal = 1.5V and varying DPI levels
Figure 3.19 shows output measurement data for different DPI levels for a
frequency range of 1MHz-1300MHz. The values displayed are in line with
our expectations. It can be noted that the slope of decreasing offset becomes
less pronounced at lower DPI levels since there is less differential voltage to
attenuate with the low pass filter.
• DPI = −16dBm and varying nominal voltage levels
Figure 3.20 shows offset at different nominal voltages, while keeping the DPI
level constant. The slope change is attributed to the change of switch deep
triode resistance Ron which is inversely proportional to Vgs, Vsg (equation
3.1). Since this is a transmission gate with both a NMOS and PMOS, one
of these always conducts.
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Figure 3.19: Output measurements at different DPI levels for a chopped folded
cascode with a transmission gate input chopper
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Figure 3.20: Offset measurements at different nominal voltage levels for a
chopped folded cascode with a transmission gate input chopper
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At 2.2V the PMOS conducts and the NMOS is almost off. At 1V the NMOS
conducts and PMOS is almost off, which means that the conducting switch
with its lower resistance determines the overall Ron since the NMOS and
PMOS are in parallel configuration. At 2.2V the conducting PMOS should
amount to a bigger Ron compared to a conducting NMOS at 1V, due to a
smaller PMOS carrier mobility (equation 3.1). Figure 3.20, however, does
not reflect this, indicating that PMOS width is bigger than NMOS, which
is in fact the case. This influences the low pass filter and hence the slope.
3.4.2 PMOS input chopper
• Vnominal = 1.5V and varying DPI levels
Figure 3.19 shows output measurement data for different DPI levels for
a frequency range of 1MHz-1300MHz. The values displayed are in line
with our expectations, where we see lower levels of offset compared to the
transmission gate due to a bigger Ron. However, at high frequencies offset
appears to increase very slightly, which is something we did not expect.
• DPI = −16dBm and varying nominal voltage levels
Figure 3.22 shows how different nominal levels impact offset. Looking at
the offset produced with a 1V nominal voltage level compared to the 2.2V
it is obvious that the previously used logic no longer applies. This is due to
the fact that PMOS chopping switches barely conduct when Vsg is low.

50 Chopped operational amplifier
4 Conclusion
The first chapter dealt with a folded cascode operational amplifier in continuous
time. It addressed EMI induced offset through a mathematical model which gives
insight into the generation of this effect and its dependencies. Next the amplifier
simulation was discussed, followed by the on-chip wafer measurements. The rea-
son for not comparing the simulation with model and measurement was that the
simulation environment was using a different 0.35u technology than the produced
chip.
The second chapter dealt with a chopped folded cascode. There the same steps
followed. A new mathematical model with a different differential input pair ad-
mittance was derived. Keeping the exact same parameters from the continuous
time folded cascode, an agreement between model and measurement in both con-
tinuous time and chopping was observed. This was sufficient to prove the validity
of the model. Simulations followed and displayed some of the low pass filter
dependencies on channel width and resistance. Finally measurements for two
scenarios were presented. First, varying DPI while keeping the nominal voltage
constant, and second, varying the nominal voltage while keeping the DPI level
constant. All this provided a deeper understanding of the various influences par-
asitics and other parameters have on offset, unlocking new design cues that can
be used for future development.
It might be appropriate to undertake further research on the PMOS input chopper
and the effect of offset increasing at high frequencies.
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